



FIG. 3









FIG. 6






FIG. 8






FIG. 9




Nominally One Bit Time

FIG. 10



Fast Sender - Slow Receiver One Bit Time

FIG. 11



Slow Sender - Fast Receiver One Bit Time

FIG. 12







FIG. 13













FIG. 19








Slave pulls on bus

Message from Master to One or more slaves



A response with data from slave to master

FIG. 23

General Command Format

		msl	olsb			one bit	msblsb	msblsb	msblsb	Stop-AckReq-(N)Ack	
Master1	Master2		M3	Master4	Master5	Master6	Master7	Total Bit Times			
Start		Sla	ve(s)			QT	Master Command Name	Data	FCS	Stop Sequence	
2 bit times	6 bit times		1 bit time	5 bit times for most commands	8 bit times for most commands	8 bit times	3 bit times	33 for most Commands			
	G ₁ G ₀	A ₃	A ₂	A ₁	A ₀						

FIG. 24

Long Address Format


		64 bit Lon	g Address		
msblsb	msblsb	msblsb	msblsb	msblsb	msblsb
6 Bit Manufacturer Code (up to 64 Manufacturers) 000002 = Medtronic 000012 = Viatron 000102 = MRG	6 bit Protocol Version (Each manufacturer) can have up to 64 different protocols)	21 bit Slave Model ID	20 bit Slave Serial Number (up to 1,048,576 unique slaves)	7 bit Manufacturing Facility (Manufacturer Specific) ACSII Char V = Medtronic Villalba Puerto Rico ASCIII Char R = Medtronic Rice Creek	4 bitt Slave Number (one lead could have 16 slaves) (allows numbering of the slaves on the lead)


FIG. 25


Slave Short Addresses and Multicast Examples

Slave Short Address	Master2							
			Slav	e(s)				
	G ₁	G ₀	A_3	A ₂	A ₁	A_0		
0	0	0	0	0	0	1		
1	0	0	0	0	1	0		
2	0	0	0	1	0	0		
3	0	0	1	0	0	0		
4	0	1	0	0	0	1		
5	0	1	0	0	1	0		
6	0	1	0	1	0	0		
7	0	1	1_	0	0	0		
8	1	0	0	0	0	1		
9	1	0	0	0	1	0		
Α	1	0	0	1	0	0		
В	1	0	1	0	0	0		
С	1	1	0	0	0	1		
D	1	1	0	0	1	0		
E	1	1	0	1	0	0		
F	1	1	1	0	0	0		
Broadcast All	0	0	0	0	0	0		
Multicast Slaves: 3.2.1.0	0	0	1	1	1	1		
Multicast Slaves: 7.5.4	0	1	1	0	1	1		
Multicast Slaves: B.A.8	1	0	1	1	0	1		
Multicast Slaves: E.D.C	1	1	0	1	1	1		

FIG. 26







Command Codes and Measured Parameters

Command Codes	Measured Parameter	Description
Vsense		Command Code that is passed with a trigger down to the Defines the start of the "Pressure Parameter Processing Window".
End of Pressure Window		Command Code that is passed with a trigger down to the sensor. Defines the end of the "Pressure Parameter Processing Window".
	max + RV dP / dt	Maximum Positive dP/dt within "Pressure Parameter Processing Window".
	min RV dP / dt	Minimum Negative dP/dt within "Pressure Parameter Processing Window".
	PEI	Pre-Ejection Interval. Time interval from Vsense Command Code to + RV dP / dt point. Calculated from time stamp deltas of triggers.
	STI	Systolic Time Interval - Time interval from Vsense Command code to - RV dP dt point. Calculated from time stamp deltas of triggers.
	RV Systolic Pressure	Maximum Pressure. Systole is when the heart is squeezing to pump blood.
	RV Diastolic Pressure	Ideally Minimum Pressure but will be defined as pressure measured at Vsense trigger Command Code. Diastole is when the heart is relaxed and is filling with blood.
	RV Pulse Pressure	RV Systolic - RV Diastolic.
	ePAD	Pressure at max + RV dP/dt. ePAD is estimated Pulmonary Artery Diastolic pressure and gives an estimate of a snapshot of left ventricular pressure since the mitral valve is open at this point in time.

Command Overview

Unlocks (00hex) 33 Salety command for master to unlock/lock certain areas of memory or to unmap slaves so they only respond to the long addresses.	Master Command Name	Command Length Bit Times	Command Usage
(01hex) (As search progresses more and more of the long address is added onto the command) Write Short Address (02hex) 89 Using the long address it assigns a short address (02hex) 17igger (03hex) 89 Using the long address it assigns a short address (02hex) 17igger (03hex) 17igger (03hex) 24 Triggering slaves. Each trigger has an associated Count and Command Code. Triggering slaves with a command fewer bit time. Each trigger has an associated Count. Read (04hex) 24 plus data response Read Results (05hex) 33 plus data response response (07hex) 33 plus data response (08hex) 33 plus data response (08hex) 33 Sets LSB portion of Pointer to RAM/Register Memory (06hex) 35 Sets MSB portion of Pointer to REPROM Address Space (08hex) 36 Sets MSB portion of Pointer to REPROM Address Space (08hex) 37 Sets MSB portion of Pointer to EEPROM Address Space (08hex) 38 Sets MSB portion of Pointer to EEPROM Address Space (08hex) 39 Sets MSB portion of Pointer to EEPROM Address Space (08hex) 39 Sets MSB portion of Pointer to EEPROM Address Space (08hex) 39 Sets MSB portion of Pointer to EEPROM Address Space (08hex) 30 Sets MSB portion of Pointer to EEPROM Address Space (08hex) 30 Sets MSB portion of Pointer to EEPROM Address Space (08hex) 30 Sets MSB portion of Pointer to EEPROM Address Space (08hex) 30 Sets MSB portion of Pointer to EEPROM Address Space (08hex) 30 Sets MSB portion of Pointer to EEPROM Address Space (08hex) 30 Sets MSB portion of Pointer to EEPROM Address Space (08hex) 30 Sets MSB portion of Pointer to EEPROM Address Space (08hex) 30 Sets MSB portion of Pointer to EEPROM Address Space (08hex) 30 Sets MSB portion of Pointer to EEPROM Address Space (08hex) 30 Sets MSB portion of Pointer to EEPROM Address Space (08hex) 31 Sets MSB portion of Pointer to EEPROM Address Space (08hex) 32 Sets MSB portion of Pointer to EEPROM Address Space (08hex) 33 Sets MSB portion of Pointer to EEPROM Address Space (08hex) 33 Sets MSB portion of Pointer to EEPROM Address Space (08hex) 33 Sets MSB portion of Pointer to EEPROM Address	Unlocks (00hex)	33	Safety command for master to unlock/lock certain areas of memory or to unmap slaves so they only respond to the long addresses.
Write Short Address (02hex) Trigger (Q3hex) 33 Triggering slaves. Each trigger has an associated Count and Command Code. Quick Trigger (QT bit Set) 24 Triggering slaves with a command fewer bit time. Each trigger has an associated Count. Read (04hex) Read (04hex) Read Results (05hex) 33 plus data response Read Results (05hex) 33 plus data response Read Results (06hex) 33 Write (06hex) 33 Write (06hex) Sets LSB portion of Pointer to RAM/Register Memory LSB RAM/REG Address (07hex) MSB RAM/REG Address (08hex) LSB EEPROM Address (09hex) LSB EEPROM Address (09hex) MSB EEPROM Address (09hex) Copy RAM/REG to EEPROM to RAM/Register Address Space to EEPROM. Copy RAM/REG to EEPROM to RAM/REG ster address space (06hex) Copy EEPROM to RAM/Register Address space to EEPROM. Copy EEPROM to RAM/Register Address space. Quick read (00hex) 33 plus data response Reads the address pointers for debug. Reads the status by the error code and power monitoring.	Search Long Address (01hex)	(As search progresses more and more of the long address is added onto	from MSB towards LSB. If a slave is at that long address and is
Copies data from EEPROM Address (0Ahex) Copies data from EEPROM to RAM/Register address space (0Ahex) Copies data from EEPROM to RAM/Register address space. Copies data from EEPROM to RAM/Register address space. Copies data from EEPROM to RAM/Register address space. Copies data from EEPROM to RAM/Register address sponse Copies data from EEPROM to RAM/Register address space.			
Read (04hex) Read (04hex) Read (05hex) Read Results (ADC) data out of RAM/Register Memory and has an automatic clear data function and resetting of pointer movement. Write (06hex) Read Result (ADC) data out of RAM/Register Memory and has an automatic clear data function and resetting of pointer movement. Writes a value into RAM/Register Memory Sets LSB portion of Pointer to RAM/Register Address Space (07hex) MSB RAM/REG Address (08hex) LSB EEPROM Address (08hex) LSB EEPROM Address (09hex) MSB EEPROM Address (00hex) Copy RAM/REG to Sample Space (09hex) Copy RAM/REG to Sample Space (09hex) Copy EEPROM to 33 Copies data from RAM/Register Address Space to EEPROM. Copy EEPROM to 33 Copies data from EEPROM to RAM/Register address space. RAM/REG memory (00hex) Quick read (00hex) Reads the address pointers for debug. Reads the status by the error code and power monitoring.	Trigger (03hex)	33	Each trigger has an associated Count and Command Code.
Read Results (05hex) Read Results (05hex) 33 plus data response Reads Result (ADC) data out of RAM/Register Memory and has an automatic clear data function and resetting of pointer movement. Write (06hex) 33 Writes a value into RAM/Register Memory LSB RAM/REG Address (07hex) MSB RAM/REG Address (08hex) LSB EEPROM Address (08hex) LSB EEPROM Address (09hex) MSB EEPROM Address (09hex) MSB EEPROM Address (09hex) Copy RAM/REG to EEPROM memory (08hex) Copy EEPROM to RAM/REG memory (0Chex) Copy EEPROM to RAM/REG memory (0Chex) Quick read (0Dhex) 33 Plus data response Reads the status by the error code and power monitoring.	Quick Trigger (QT bit Set)	24	Each trigger has an associated Count.
response an automatic clear data function and resetting of pointer movement. Write (06hex) 33 Writes a value into RAM/Register Memory LSB RAM/REG Address (07hex) MSB RAM/REG Address (08hex) LSB EEPROM Address (09hex) MSB EEPROM Address (09hex) MSB EEPROM Address (09hex) Copy RAM/REG to EEPROM to RAM/Register Address Space (04hex) Copy EEPROM to RAM/REG memory (0Chex) Quick read (0Dhex) 33 A sets LSB portion of Pointer to EEPROM Address Space (04hex) Copies data from RAM/Register Address Space to EEPROM. Copies data from EEPROM to RAM/Register address space. Reads the status by the error code and power monitoring.	Read (04hex)		•
LSB RAM/REG Address (07hex) MSB RAM/REG Address (08hex) LSB EEPROM Address (09hex) MSB EEPROM Address (09hex) MSB EEPROM Address (09hex) Copy RAM/REG to EEPROM memory (08hex) Copy EEPROM to RAM/REG to RA	Read Results (05hex)	33 plus data	Reads Result (ADC) data out of RAM/Register Memory and has an automatic clear data function and resetting of pointer movement.
(07hex) MSB RAM/REG Address (08hex) LSB EEPROM Address (09hex) MSB EEPROM Address (09hex) MSB EEPROM Address (09hex) MSB EEPROM Address (00hex) Copy RAM/REG to EEPROM memory (08hex) Copy EEPROM to RAM/REG memory (0Chex) Quick read (0Dhex) 33 Sets MSB portion of Pointer to EEPROM Address Space Copies data from RAM/Register Address Space to EEPROM. Copies data from EEPROM to RAM/Register address space. Reads the address pointers for debug. Reads the status by the error code and power monitoring.	Write (06hex)	33	Writes a value into RAM/Register Memory
MSB RAM/REG Address (08hex) LSB EEPROM Address (09hex) MSB EEPROM Address (09hex) MSB EEPROM Address (09hex) MSB EEPROM Address (0Ahex) Copy RAM/REG to EEPROM memory (0Bhex) Copy EEPROM to RAM/REG memory (0Chex) Quick read (0Dhex) 33 Sets MSB portion of Pointer to EEPROM Address Space Copies data from RAM/Register Address Space to EEPROM. Copies data from EEPROM to RAM/Register address space. Reads the address pointers for debug. Reads the status by the error code and power monitoring.		33	Sets LSB portion of Pointer to RAM/Register Address Space
LSB EEPROM Address (09hex) MSB EEPROM Address (0Ahex) Copy RAM/REG to EEPROM memory (0Bhex) Copy EEPROM to RAM/REG memory (0Chex) Quick read (0Dhex) 33 Sets MSB portion of Pointer to EEPROM Address Space Copies data from RAM/Register Address Space to EEPROM. Copies data from EEPROM to RAM/Register address space. Reads the address pointers for debug. Reads the status by the error code and power monitoring.	MSB RAM/REG Address	33	Sets MSB portion of Pointer to RAM/Register Address Space
MSB EEPROM Address (0Ahex) Copy RAM/REG to EEPROM memory (0Bhex) Copy EEPROM to RAM/REG memory (0Chex) Quick read (0Dhex) 33	LSB EEPROM Address	33	Sets LSB portion of Pointer to EEPROM Address Space
Copy RAM/REG to EEPROM memory (0Bhex) Copy EEPROM to RAM/REG memory (0Chex) Quick read (0Dhex) 33 Copies data from RAM/Register Address Space to EEPROM. Copies data from EEPROM to RAM/Register address space. Reads the address pointers for debug. Reads the status by the error code and power monitoring.	MSB EEPROM Address	33	·
Copy EEPROM to RAM/Register address space. RAM/REG memory (0Chex) Quick read (0Dhex) 33 Copies data from EEPROM to RAM/Register address space. Reads the address pointers for debug. Reads the status by the error code and power monitoring.	Copy RAM/REG to	33	·
Quick read (0Dhex) 33 plus data response Reads the address pointers for debug. Reads the status by the error code and power monitoring.	Copy EEPROM to RAM/REG memory	33	
			Reads the address pointers for debug. Reads the status by the error code and power monitoring.
14 A 141 AFL			Master Command Names OEhex thru 1Fhex are unused.

FIG. 32

Master's Unlocks (00hex) Command

Master	Master2	M3	Master4	Master5		Master6	Master7	Total Bit Times	
Start	Slaves Unicast or Broadcast See Table 16	QT	Master Commnad Name- Unlocks (00hex)	Unlock Key Code	Unlock Key Option	FCS	Stop-AckReq-(N)Ack		
1-2	6	1	5	5	3	8	3	33	
	G ₁ G ₀ A ₃ A ₂ A ₁ A ₀	0				L			
		If Broadcast then all slaves (mapped or unmapped) listen to this command.							
	If Unicast and not for this slave then go to sleep after Master2.								

FIG. 33

Unlock Key Options

Master	М3	Master4		Master5	Explanation	Notes
Slave(s)	ΟT	Unlocks	Unlock Key Code(1)	Unlock Key Options		
Broadcast Only	0	(00hex)	00111 ₂ (07hex)	000 ₂ - Disallow writing a slave bng address (and clock/supply trim) 111 ₂ - Allow writing a slave bng address (and clock/supply trim)	MSB RAWREG Address (Obnex) commands	(2)
Broadcast Only	0		00001 ₂ (01hex)	000 ₂ - Check for unmapped 001 ₂ - Check for mapped 111 ₂ - Unmap all slaves	Works in conjunction with the Search Long Address (01hex) command If 0002 - is sent: "Check for unmapped" any unmapped slave will have an ACK response. If 0012 - is sent: "Check for mapped" any mapped slave will have an ACK response.	(3)
Unicast Only	0		01011 ₂ (0Bhex)	000 ₂ - Disallow copying 111 ₂ - Allow copying	Works in conjunction with the Copy RAM/REG to EEPROM memory (0Bhex)	(4)
Unicast Only	0		01100 ₂ (0Chex)	000 ₂ - Disallow copying 111 ₂ - Allow copying	Works in conjunction with the Copy EEPROM to RAM/REG memory (0Chex)	(5)

FIG. 34

Master's Unlocks (00hex) Command

Master1	Master2	M3	Master4	Master5	Master6	Master7	Total Bit Times
Start	Slaves Broadcast	QT	Master Command Name Search Long Address (01hex)	Long Address	FCS	Stop Ackreq (N) Ack	
2	6	1	5	1 to 64 bits	8	3	26 to 89
	G ₁ G ₀ A ₃ A ₂ A ₁ A ₀	0		All slaves listen to this command whether mapped or unmappe this command is Broadcast any slave that is mapped does acknowledge this command see Table 18 (Example Search). A slave may optionally go to sleep after filed Master 4.			

Example Search

Step	Slave Long Address Bit Patter (Field Master4) (MSB first)	Slave 1010 response	Slave 1001 response	Found Slave					
0	1	checking for n	he slaves to be unmapped. Skip ew slaves added.						
1	Send out an Unlocks	(00hex) command checking for Slaves 1010 and 1001 v	or any unmapped slaves. The $lpha$ vill say they are unmapped.	ommand is ACK'd since					
2	1	ack	ack	-					
3	11	nak	nak						
4	10	ack	ack	- '					
5	101	. ack	nak						
6	1011	nak	nak						
7	1010	ack	nak	1010					
8	Send out a Write Short Ad	dress (02hex) command to ass	sign 1010 a short address. This	will make this slave mapped.					
9	Send out and Unlock	s (00hex) command checking f Slave 1001 will	or any unmapped slaves. The c say it is unmapped.	command is ACK'd since					
10	1	nak (mapped)	ack						
11	11	nak (mapped)	nak						
12	10	nak (mapped)	ack	-					
13	101	nak (mapped)	nak						
14	100	nak (mapped)	nak						
15	1001	nak (mapped)	ack	1001					
16	Send out a Write Short Ad	Send out a Write Short Address (02hex) command to assign 1001 a short address. This will make this slave mapped.							
17	Send out and Unlock both slaves 1010 and	s (00hex) command checking f 1001 are mapped. This tells th	or any unmapped slaves. The c e master the search for unmap	command is NAK'd since ped slaves is completed.					

FIG. 36

Master's Write Short Address (02hex) Command

Master1	Master2	М3	Master4	Master5	Master6	Master7	Total Bit Times
Start	Slaves Unicast	QT	Master Command Name Write Short Address (02hex)	Long Address	FCS	Stop-Ackreq-(N) Ack	
2	6	1	5	64	8	3	89
	G ₁ G ₀ A ₃ A ₂ A ₁ A ₀	0					
					unmappe g	ed Long Address not for th oes to sleep after Masters	is above
		Mapped - not for this slave go to sleep after Master2					

Trigger (03hex) Command

Master1			Mas	ster2			М3	Master4	Mas	ster5	Master7	Master6	Total Bit Times		
Start	tart Slave(s) Multicast		Slave(s) Multicast		QT	Master Command Name- Trigger (o3hex)	Count	Command Code	Stop-AckREq-(N)Ac	FCS					
2				6			1	5	4	4	3	8	33		
	G ₁	G ₀	Α3	A ₂	A ₁	A ₀	0								
									unmapped - goes to sleep after Master4						
								Мар	ped - not for th	is slave go to	sleep after Master2				

FIG. 38

Trigger Command Code for cardiac IMD

Trigger Command Code	Code Meaning
0000	RV Pace
0001	RV Sense
0010	RA Pace
0011	RA Sense
0100	LV Pace
0101	LV Sense
0110	LA Pace
0111	LA Sense
1000	unused
1001	unused
	unused
1110	no specific Command Code occurring
1111	Cleared Data

FIG. 39

Trigger Command Code for Sonomicrometry

Trigger Command Code	Code Meaning
0000	all listen external acoustic ping
0001	acoustic ping 0 listen 1,2,3,4
0010	acoustic ping 1 listen 0,2,3,4
0011	acoustic ping 2 listen 0,1,3,4
0100	acoustic ping 3 listen 0,1,2,4
0101	acoustic ping 4 listen 0,1,2,3
0110	TBD or error or unused do nothing
0111	TBD or error or unused do nothing
	TBD or error or unused do nothing
1110	no specific Command Code occurring
	-don't reconfigure
1111	Cleared Data

Quick Trigger (QT bit Set) Command

Master1	Master2	М3	Master4	Master5	Master6	Total Bit Times	
Start	Slaves	QT	Count	FCS	Stop-AckReq-(N)Ack		
2	6	1	4	8	3	24	
	G ₁ G ₀ A ₃ A ₂ A ₁ A ₀	1					
			es to sleep after Master3				
			Mapped - not for this slave go to sleep after Master2				

FIG. 41

Master's Write Short Address (02hex) Command

Master1	Master2	М3	Master4	Master5	Master6	Master7	Total Bit Times
Start	Slaves Unicast	QT	Master Command Name Read (04hex)	Quantity of bytes 1	FCS	Stop-Ackreg-(N) Ack (Slave Ack Master)	
2	6	1	5	8	8	3	24
	G ₁ G ₀ A ₃ A ₂ A ₁ A ₀	0					1
				sleep after Master4			
			Марре	Master2			

FIG. 42

Slave's Read (04hex) Response


msblsb	msblsb	msblsb	msblsb	msblsb	msblsb	msblsb
Slave 0	Slave 1	Slave	Slave x-3	Slave x-2	Slave x-1	Slave x
Data	Data	Data	Data	Data	FCS	Stop-Stop-Stop
byte 0	byte 1	(multiple bytes)	byte n-2	byte n-1	[]	

FIG. 43

Rules for Read Results (05hex) command

	Read Results (05hex) command is told to read Buffer 0	Read Results (05hex) command is told to read Buffer 1
If ADC Pointer is currently set to write to Buffer 0	1. Set Buffer 1's Count and/or Command Codes to F ₁₆ codes and have ADC point to top of Buffer 1. Dafa Result Values of Buffer 1 may or may not be cleared to F codes - this is slave dependent since may want to leave alone to save power. 2. Set Read Result Pointer to Top of Buffer 0. 3. Send up contents of Buffer 0 for quantity of bytes requested.	(Must be a retry re-read of Buffer 0) 1. Continue ADC writing Buffer 0 2. Set Read Result Pointer Top of Buffer 1. 3. Send up contents of Buffer 1 for quantity of bytes requested.
If ADC Pointer is currently set to write to Buffer 1	(Must be a retry re-read of Buffer 0) 1. Continue ADC writing Buffer 1. 2. Set Read Result Pointer Top of Buffer 0. 3. Send up contents of Buffer 0 for quantity of bytes requested.	Set Buffer 0's Count and/or Command Codes to F ₁₆ codes and have ADC point to top of Buffer 0. Data Result Values of Buffer 0 may or may not be cleared to F codes - this is slave dependent since may want to leave alone to save power. Set Read Result Pointer to Top of Buffer 1. Send up contents of Buffer 1for quantity of bytes requested.

FIG. 44



Master's Road Results (05hex) Command

Master1	Master2	r2 M3 Master4 Master5 M6		Master4			Master7	Total Bit Times
Start	Slave	QT	More Command Name -	Buffer	Quantity of	FCS	Stop-AckREq-(N)Ack	
2	6	1	5	1	7	8	3	33
	G ₁ G ₀ A ₃ A ₂ A ₁ A ₀	1		unmappe		- goes to sleep after Master4		
			Mapped					

FIG. 46

Slave's Read Results (05hex) Example Response

msblsb	msblsb	msblsb	msblsb	msblsb	msblsb	msblsb	msblsb	
Slave 1	Slave 2		Slave	Slave x-3	Slave x-2		Slave x-1	Slave x
Data ₀	Counto	Command Code ₀	(multiple bytes)	Data _n	Count _n	Command Code _n	FCS	Stop-Stop-Stop

FIG. 47

Master's Write (06hex) Command

Master2	M3	Master4	Master5	M6	Master7	Total Bit Times
Slave Unicast Preferred (Acknowledge will have value)	QT	Master Command Name- White (06hex)	Value Byte to write	FCS	Stop-AckREq-(N)Ack (slave ACK master)	
(ACMIDMIEUGE MIII HATE TAILUS)	1	5	8	8	3	33
G ₁ G ₀ A ₃ A ₂ A ₁ A ₀ 0						
			uni	mapped - goes	s to sleep after Master4	
	Mapped - not for this slave go to sleep after Master2					
	Slave Unicast Preferred (Acknowledge will have value) 6	Slave QT Unicast Preferred (Acknowledge will have value) 6 1	Slave Unicast Preferred (Acknowledge will have value) 6 1 5 G ₁ G ₀ A ₃ A ₂ A ₁ A ₀ 0	Slave Unicast Preferred (Acknowledge will have value) G A GO A3 A2 A1 A0 0 unicast Preferred (Acknowledge will have value)	Slave Unicast Preferred (Acknowledge will have value) Garage Go As	Slave Unicast Preferred (Acknowledge will have value) 6 1 5 8 8 3

FIG. 48

Master's LSB RAM/REG Address (07hex) Command

Master1	Master2	M3	Master4	Master5	M6	Master7	Total Bit Times
Start	Slave Unicast Preferred (Acknowledge will then have value)	QT	Master Command Name- LSB RAM/REG Address (07hex)	LSB Value	FCS	Stop-AckREq-(N)Ack (slave ACK master)	
2	6	1	5	8	8	3	33
	G ₁ G ₀ A ₃ A ₂ A ₁ A ₀	0		un	mapped - goe	s to sleep after Master4	
			Mapped	- not for this slave	e go to sleep a	fter Master2	

FIG. 49

Master's MSB RAM/REG Address (08hex) Command

Master1	T	Maste	2		M3	Master4	Master5	M6	Master7	Total
Masicii		Masic	16		IIIO	muotor i		,		Total Bit Times
Start	Slave Unicast Preferred (Acknowledge will have value)		I MSB RAM/REG Address		Master Command Name- MSB RAM/REG Address (08hex)	MSB Value Byte to write	FCS	Stop-AckREq-(N)Ack		
2	2 6			1	5	8	8	3	33	
	G ₁ G ₀	A ₃	A ₂ A ₁	A ₀	0					
					unmapped - goes to slee					
	1					Марред - гх	to sleep after	Master2		

FIG. 50

Master's LSB EEPROM Address (09hex) Command

	Masters		LI INDIVIAGIOSS	Correctly C			
Master1	Master2	M3	Master4	Master5	M6	Master7	Total Bit Time
Start	Slave Unicast Preferred (Acknowledge will then have value)	QT	Master Command Name- LSB EEPROM Address (09hex)	LSB Value	FCS	Stop-AckREq-(N)Ack	
2	6	1	5	8	8	3	33
	G ₁ G ₀ A ₃ A ₂ A ₁ A ₀	0		uni	mapped - goe	s to sleep after Master4	<u> </u>
			Mapped	I - not for this slave go to sleep after Master2			

FIG. 51

Master's MSB EEPROM Address (0Ahex) Command

	Masters In	3D E	CL LOIM Madi 699	(OULIEV) O	Official	<u> </u>		
Master1	Master2	М3	Master4	Master5	M6	Master7	Total Bit Times	
Start	Slave Unicast Preferred (Acknowledge will then have value)	QT	Master Command Name- MSB EEPROM Address (0Ahex)	MSB Value	FCS	Stop-AckREq-(N)Ack		
2	6	1	5	8	8	3	33	
	G ₁ G ₀ A ₃ A ₂ A ₁ A ₀	0				<u> </u>	<u> </u>	
			- "	unmapped - goes to sleep after Master4				
			Mapped - n	ot for this slave go	to sleep after	Master2		

FIG. 52

Master's copy RAM/REG to EEPROM memory (0Bhex) Command

Master1	Master2	М3	Master4	Master5	M6	Master7	Total Bit Times
Start	Slave Unicast Preferred (Acknowledge will then have value)	QT	Master Command Name- Copy RAM/REG to EEPROM memory (0Bhex)	Quantity of Bytes 1	FCS	Stop-AckREq-(N)Ack	
2	6	1	5	8	8	3	33
	G ₁ G ₀ A ₃ A ₂ A ₁ A ₀	0			<u> </u>	1 1 - Q Martar	<u> </u>
l						to sleep after Master4	
			Mapped	 not for this slave 	go to sleep af	ter Master2	

Master's copy to EEPROM to RAM/REG Memory (0Chex) Command

Master1		Master	2		М3	Master4	Master5	M6	Master7	Total Bit Times
Start	(Ackno	Slave Unicast Pre wledge will the	ferred	value)	QT	Master Command Name- Copy to EEPROM to RAM/REG memory (0Chex)	Quantity of Bytes-1	FCS	Stop-AckREq-(N)Ack	
2		6			1	5	8	8	3	33
<u> </u>	G ₁	G ₀ A ₃ A	A ₂ A ₁	A ₀	0					
							uni	mapped - goes	to sleep after Master4	
						Mapped - no	ot for this slave go	to sleep after l	Master2	

FIG. 54

Master's Quick Read (oDhex) Command

Master1	Master2	M3	Master4	Master5	M6	Master7	Total Bit Times
Start	Slave Unicast	QT	Master Command Name- Quick Read (0Dhex)	QRAddress	FCS	Stop-AckREq-(N)Ack	
2	6	1	5	8	8	3	33
	G ₁ G ₀ A ₃ A ₂ A ₁ A ₀	0		un	mapped - goes	to sleep after Master4	<u> </u>
			Mapped	not for this slave			

FIG. 55


Master's Which Pointer to Read

Master5	Description of what it points to
QRAddress	
0016	EEPROM Address Pointer
01 ₁₆	RAM Register Space Address Pointer
0216	ADC Address Buffer Pointer
0316	Status Word


FIG. 56

Slave's Quick Read (0Dhex) Response


msblasb	msblasb	msblasb	msblasb
Slave 1	Slave 2	Slave 3	Slave 4
Data	Data	FCS	Stop-Stop-Stop
MSB	LSB		



Power and data pulses on two-wire bus



Example of power and data sequence with Start and Stop sequences



Example of streaming messages